Nellyw888
/

Qwen2.5-7B-Verilog-RTLCoder-GRPO-reasoning-simple

Model card Files Files and versions Community

Qwen2.5-7B-Verilog-RTLCoder-GRPO-reasoning-simple / model-00004-of-00004.safetensors

Commit History

Training in progress, step 20

0b80258
verified

Nellyw888 commited on 27 days ago

Training in progress, step 5

dc55ffa
verified

Nellyw888 commited on 27 days ago