Nellyw888
/

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions Community

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb / model-00037-of-00105.safetensors

Commit History

Upload Qwen2ForCausalLM

a96c758
verified

Nellyw888 commited on May 9