Nellyw888
/

VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions Community

VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Commit History

Update README.md

abb76e1
verified

Nellyw888 commited on 7 days ago

Update README.md

928a5e8
verified

Nellyw888 commited on 17 days ago

Update README.md

cd2c227
verified

Nellyw888 commited on 18 days ago

Update README.md

15f3bae
verified

Nellyw888 commited on 19 days ago

Update README.md

ade275f
verified

Nellyw888 commited on 20 days ago

Update README.md

f654a80
verified

Nellyw888 commited on 20 days ago

Upload 4 files

1537202
verified

Nellyw888 commited on 22 days ago

Upload LlamaForCausalLM

28ed329
verified

Nellyw888 commited on 24 days ago

Upload LlamaForCausalLM

299842c
verified

Nellyw888 commited on 24 days ago

initial commit

6ec55a7
verified

Nellyw888 commited on 24 days ago