File size: 2,535 Bytes
cef1602 6531f3c cef1602 6531f3c 5df3cbc 423290b 5df3cbc |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
---
license: mit
language:
- en
tags:
- FPGA
- HLS
pretty_name: GNΩSIS
size_categories:
- 100K<n<1M
---
# Dataset Card for GNΩSIS
## Dataset Details
### Dataset Description
GNΩSIS is an open-source HLS dataset, containing more than 220K design points generated from prominent benchmark suites and public repositories.
The dataset covers two Xilinx/AMD FPGAs with varying resource characteristics and three clock frequencies.
- **Curated by:** Aggelos Ferikoglou
- **Shared by:** Aggelos Ferikoglou
- **License:** MIT
### Dataset Sources
- **Repository:** https://github.com/aferikoglou/GNWSIS
## Dataset Structure
The GNΩSIS dataset is organized as a CSV file, where each row corresponds to a distinct hardware design configuration for a specific application, targeting a particular FPGA and clock frequency. It includes both configuration parameters and associated performance and resource utilization metrics.
#### Configuration Parameters
These columns define the application context and the design parameters:
* **Application\_Name**: The name of the application being analyzed.
* **Version**: Identifier for a specific version or configuration of the application.
* **Device**: The target FPGA device (e.g., `xczu7ev-ffvc1156-2-e`, `xcu200-fsgd2104-2-e`).
* **Clock\_Period\_nsec**: The clock period for the design, in nanoseconds.
#### Applied Directives
These fields indicate which design directives have been applied to specific action points within the kernel:
* **Array\_1** to **Array\_22**: Represent directives applied to array-related action points (e.g., `complete_1`).
* **OuterLoop\_1** to **OuterLoop\_26** and **InnerLoop\_1\_1** to **InnerLoop\_4\_2**: Capture loop-specific directives such as `pipeline_1` or `unroll_2`.
#### Quality of Result Metrics
* **Latency\_msec**: Kernel execution latency, measured in milliseconds.
* **Synthesis\_Time\_sec**: Total time taken to synthesize the design, in seconds.
* **BRAM\_Utilization\_percentage**, **DSP\_Utilization\_percentage**, **FF\_Utilization\_percentage**, **LUT\_Utilization\_percentage**: Resource usage reported as a percentage of the total available on the target FPGA device.
* **Speedup**: Performance improvement factor compared to a baseline implementation.
* **BRAMs**, **DSPs**, **FFs**, **LUTs**: Calculated absolute resource usage based on utilization percentage and the FPGA's total capacity.
## Citation
**BibTeX:**
## Dataset Card Authors
Aggelos Ferikoglou
## Dataset Card Contact
E-mail: [email protected] |