Hugging Face's logo

mradermacher
/
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF

Reinforcement Learning
Transformers
GGUF
English
verilog
reasoning
rtl
Model card Files
xet
Community
mradermacher commited on
Commit
06bd58d
·
verified ·
1 Parent(s): a2e20b6

uploaded from leia

Browse files
Files changed (13) hide show
  1. .gitattributes +12 -0
  2. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf +3 -0
  3. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf +3 -0
  4. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf +3 -0
  5. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf +3 -0
  6. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf +3 -0
  7. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf +3 -0
  8. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf +3 -0
  9. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf +3 -0
  10. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf +3 -0
  11. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf +3 -0
  12. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf +3 -0
  13. VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf +3 -0
.gitattributes CHANGED
@@ -33,3 +33,15 @@ saved_model/**/* filter=lfs diff=lfs merge=lfs -text
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
 
 
 
 
 
 
 
 
 
 
 
 
 
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
36
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text
37
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text
38
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text
39
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text
40
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text
41
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text
42
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text
43
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text
44
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text
45
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text
46
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text
47
+ VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf filter=lfs diff=lfs merge=lfs -text
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:65251c5fdfe1be9bc10cc73d475b7bbf775b5e43721310496224aa989c962746
3
+ size 1753183552
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:b669561715a301d3f942b490229af4a008e66333204375df6b8278e7d60e2050
3
+ size 1274754368
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:eeb41822dd97dc4404dfd59316278d0eab14b9afa47f1b17c42943cf8bad9758
3
+ size 1707390272
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:24286200e74372991dd21f815219c015b643c54e31b4bf8f27be520244cf9eae
3
+ size 1590474048
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:a82be35fed5eed522b6eb52d3c1795e64f9ddad8fb26d130dfcab8b85fb2a897
3
+ size 1454355776
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:bfb7483c1ed2c6c80094897a2cc2072610633db82f3d7d884fc4b73606b14656
3
+ size 1929901376
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:fc31a2128b554df8df765778505666a8a8d8c2031e1118a86bbfc179daaaef6a
3
+ size 1834382656
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:4f73fc68fa83e50a12ba7ee620b5c17d02ca7dfdd1135b25031908ddd8a3d9c5
3
+ size 2224813376
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:8fd05be34b532809f50187248b3d239b8e1eabd8b2dc501519660547226504d1
3
+ size 2169664832
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:2795672d1c2ceec50070b6daf62d2b177d525fa623e12e29aac20ea8c32b4d0d
3
+ size 2538157376
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:e57791fb91059ab73352d28feb350d26b4cc2b3b0bc197de855f194f8b1c425d
3
+ size 3285474624
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:4884fad72e578bee6733ca6045cfbaba42c6cf2e7e5895c684f1828222bf5078
3
+ size 6178315584