Hugging Face
Models
Datasets
Spaces
Community
Docs
Enterprise
Pricing
Log In
Sign Up
Nellyw888
/
VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb
like
1
Reinforcement Learning
Transformers
Safetensors
Nellyw888/RTL-Coder_7b_reasoning_tb_simple
Nellyw888/RTL-Coder_small
qwen2
text-generation
verilog
reasoning
rtl
text-generation-inference
arxiv:
2505.11849
Model card
Files
Files and versions
Community
Train
Deploy
Use this model
main
VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb
Ctrl+K
Ctrl+K
1 contributor
History:
8 commits
Nellyw888
Update README.md
a171280
verified
18 days ago
.gitattributes
Safe
1.52 kB
initial commit
23 days ago
README.md
4.36 kB
Update README.md
18 days ago
config.json
Safe
789 Bytes
Upload Qwen2ForCausalLM
23 days ago
generation_config.json
Safe
143 Bytes
Upload Qwen2ForCausalLM
23 days ago
model-00001-of-00002.safetensors
Safe
5 GB
LFS
Upload Qwen2ForCausalLM
23 days ago
model-00002-of-00002.safetensors
Safe
1.18 GB
LFS
Upload Qwen2ForCausalLM
23 days ago
model.safetensors.index.json
Safe
27.7 kB
Upload Qwen2ForCausalLM
23 days ago
tokenizer.json
Safe
7.03 MB
Upload 3 files
23 days ago
tokenizer_config.json
Safe
7.31 kB
Upload 3 files
23 days ago
vocab.json
Safe
2.78 MB
Upload 3 files
23 days ago