Nellyw888
/

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions Community

Nellyw888 commited on 7 days ago

Commit

754be73

·

verified ·

1 Parent(s): efa7763

Update README.md

Files changed (1) hide show

README.md +1 -1

README.md CHANGED Viewed

@@ -13,7 +13,7 @@ base_model:
 # VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb
-For implementation details, visit our GitHub repository: [VeriReason](https://github.com/NellyW8/VeriReason)
 Check out our paper: [VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation](https://arxiv.org/abs/2505.11849)

 # VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb
+For implementation details, visit our GitHub repository: [VeriReason](https://github.com/NellyW8/VeriReason) and our [page](https://nellyw8.github.io/VeriReason/)
 Check out our paper: [VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation](https://arxiv.org/abs/2505.11849)