Yiting Wang

Nellyw888's activity

• All
• Models
• Datasets
• Spaces
• Papers
• Collections
• Community
• Posts
• Upvotes
• Likes
• Articles

liked a dataset 3 days ago

Nellyw888/VeriReason-RTL-Coder_7b_reasoning_tb

Viewer • Updated 7 days ago • 1.15k • 254 • 3

liked a model 5 days ago

Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning • Updated 7 days ago • 1.66k • 3

updated a collection 5 days ago

Verireason

Collection

Dataset and Model for paper: "VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation" • 9 items • Updated 1 day ago • 1

upvoted a collection 6 days ago

Verireason

Collection

Dataset and Model for paper: "VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation" • 9 items • Updated 1 day ago • 1

updated a model 7 days ago

Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning • Updated 7 days ago • 31

updated 2 datasets 7 days ago

Nellyw888/VeriReason-RTL-Coder_7b_reasoning_tb_simple

Viewer • Updated 7 days ago • 743 • 110

Nellyw888/VeriReason-RTL-Coder_7b_reasoning_tb

Viewer • Updated 7 days ago • 1.15k • 254 • 3

updated 2 models 7 days ago

Nellyw888/VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning • Updated 7 days ago • 1.62k • 1

Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning • Updated 7 days ago • 1.66k • 3

updated a model 15 days ago

Nellyw888/Qwen2.5-7b-simple-38

Text Generation • Updated 15 days ago • 28

published a model 17 days ago

Nellyw888/Qwen2.5-7b-simple-38

Text Generation • Updated 15 days ago • 28

updated a model 17 days ago

Nellyw888/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning • Updated 17 days ago • 32 • 1

authored 2 papers 18 days ago

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning

Paper • 2504.10369 • Published Apr 14

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation

Paper • 2505.11849 • Published 21 days ago

updated 3 datasets 18 days ago

Nellyw888/RTL-Coder_small

Viewer • Updated 18 days ago • 2.65k • 60

Nellyw888/RTL-Coder_7b_reasoning

Viewer • Updated 18 days ago • 1.3k • 70

Nellyw888/RTL-Coder_7b_reasoning_tb_combined

Viewer • Updated 18 days ago • 1.89k • 56

updated a collection 21 days ago

Verireason

Collection

Dataset and Model for paper: "VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation" • 9 items • Updated 1 day ago • 1